## 8ns High-Speed Comparator

élantec.

The EL5181 comparator is designed for operation in single supply and dual supply applications with 5 V to 12 V between $\mathrm{V}_{\mathrm{S}^{+}}$and $\mathrm{V}_{\mathrm{S}^{-}}$. For single supplies, the inputs can operate from 0.1 V below ground for use in ground sensing applications.
The output side of the comparator can be supplied from a single supply of 2.7 V to 5 V . The rail-to-rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits.

The latch input of the EL5181 can be used to hold the comparator output value by applying a low logic level to the pin.
The EL5181 is available in the 8-pin SO package and is specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. Also available are a dual (EL5281), a window comparator (EL5283), and quad versions (EL5481 and EL5482).

## Ordering Information

| PART <br> NUMBER | PACKAGE | TAPE \& REEL | PKG. NO. |
| :--- | :---: | :---: | :---: |
| EL5181CS | 8-Pin SO | - | MDP0027 |
| EL5181CS-T7 | 8-Pin SO | $7 "$ | MDP0027 |
| EL5181CS-T13 | 8-Pin SO | $13 "$ | MDP0027 |

## Features

- 8ns Typ. propagation delay
- 5 V to 12 V input supply
- +2.7 V to +5 V output supply
- True-to-ground input
- Rail-to-rail outputs
- Active low latch
- Dual available (EL5281)
- Window comparator (EL5283)
- Quad available (EL5481 \& EL5482)
- Pin-compatible 4ns family available (EL5x85, EL5287 \& EL5486)


## Applications

- Threshold detection
- High speed sampling circuits
- High speed triggers
- Line receivers
- PWM circuits
- High speed V/F converters


## Pinout

EL5181
(8-PIN SO)
TOP VIEW


| Absolute Maximum Ratings ( $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: |
| Analog Supply Voltage ( $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$) |  |
| Digital Supply Voltage (VSD to GND) |  |
| Differential Input Voltage | $\left.\left(\mathrm{V}_{\mathrm{S}^{-}}\right)-0.2 \mathrm{~V}\right]$ to $\left[\left(\mathrm{V}_{\mathrm{S}^{+}}\right)+0.2 \mathrm{~V}\right]$ |
| Common-mode Input Voltage | $\ldots\left[\left(\mathrm{V}_{\mathrm{S}^{-}}\right)-0.2 \mathrm{~V}\right]$ to [( $\left.\left.\mathrm{V}_{\mathrm{S}^{+}}\right)+0.2 \mathrm{~V}\right]$ |
| Latch Input Voltage | . 0.2 V to [( $\left.\left.\mathrm{V}_{\mathrm{SD}}\right)+0.2 \mathrm{~V}\right]$ |

Storage Temperature Range
.$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Operating Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . $125^{\circ} \mathrm{C}$
Power Dissipation
See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.3 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}$ |  | 1 | 4 | mV |
| ${ }^{\text {B }}$ | Input Bias Current |  | -6 | -3.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 5 |  | pF |
| los | Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -2.5 | 0.5 | 2.5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CM}}$ | Input Voltage Range |  | $\left(\mathrm{V}_{\mathrm{S}^{-}}\right)-0.1$ |  | $\begin{gathered} \left(\mathrm{V}_{\mathrm{S}^{+}}\right)- \\ 2.25 \end{gathered}$ | V |
| CMRR | Common-mode Rejection Ratio | $-5.1 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<+2.75 \mathrm{~V}$ | 65 | 90 |  | dB |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\text {IN }}>250 \mathrm{mV}$ | $\mathrm{V}_{\text {SD }}-0.6$ | $\mathrm{V}_{\text {SD }}-0.4$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{IN}}>250 \mathrm{mV}$ |  | $\begin{gathered} \text { GND + } \\ 0.25 \end{gathered}$ | GND + 0.5 | V |

## DYNAMIC PERFORMANCE

| $t_{\text {PD }}+$ | Positive Going Delay Time | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}_{\text {P-P, }}, \mathrm{V}_{\text {OD }}=50 \mathrm{mV}$ |  | 8 | 12 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPD }}{ }^{-}$ | Negative Going Delay Time | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}_{\text {P-P }}, \mathrm{V}_{\mathrm{OD}}=50 \mathrm{mV}$ |  | 8 | 12 | ns |
| SUPPLY |  |  |  |  |  |  |
| IS+ | Positive Analog Supply Current |  |  | 7 | 8.2 | mA |
| $\mathrm{IS}^{-}$ | Negative Analog Supply Current |  |  | 5 | 6.5 | mA |
| $\mathrm{I}_{\text {SD }}$ | Digital Supply Current | Output high |  | 4 | 5 | mA |
|  |  | Output low |  | 0.75 | 1 | mA |
| PSRR | Power Supply Rejection Ratio |  | 60 | 80 |  | dB |
| LATCH |  |  |  |  |  |  |
| $\mathrm{V}_{\text {LH }}$ | Latch Input Voltage High |  |  |  | 2.0 | V |
| $\mathrm{V}_{\text {LL }}$ | Latch Input Voltage Low |  | 0.8 |  |  | V |
| ${ }_{\text {L LH }}$ | Latch Input Current High | $\mathrm{V}_{\mathrm{LH}}=3.0 \mathrm{~V}$ | -30 | -18 |  | $\mu \mathrm{A}$ |
| ILL | Latch Input Current Low | $\mathrm{V}_{\mathrm{LL}}=0.3 \mathrm{~V}$ | -30 | -24 |  | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{d}}+$ | Latch Disable to High Delay |  |  | 6 |  | ns |
| $t_{\text {D }}$ - | Latch Disable to Low Delay |  |  | 6 |  | ns |
| ts | Minimum Setup Time |  |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Minimum Hold Time |  |  | 1 |  | ns |
| tpw(D) | Minimum Latch Disable Pulse Width |  |  | 10 |  | ns |

## Typical Performance Curves




Positive Supply Current vs Supply Voltage



Input Bias Current vs Temperature


## Typical Performance Curves (Continued)






Propagation Delay vs Overdrive



## Timing Diagram



## Definition of Terms

| TERM | DEFINITION |
| :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage - Voltage applied between the two input terminals to obtain CMOS logic threshold at the output |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Pulse Amplitude - Usually set to 1V for comparator specifications |
| $\mathrm{V}_{\text {OD }}$ | Input Voltage Overdrive - Usually set to 50 mV and in opposite polarity to $\mathrm{V}_{\text {IN }}$ for comparator specifications |
| tPD+ | Input to Output High Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS logic threshold of an output low to high transition |
| tPD ${ }^{-}$ | Input to Output Low Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS logic threshold of an output high to low transition |
| $\mathrm{t}^{+}$ | Latch Disable to Output High Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a low to high transition |
| ${ }^{\text {D }}$ | Latch Disable to Output Low Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a high to low transition |
| ts | Minimum Setup Time - The minimum time before the negative transition of the latch signal that an input signal change must be present in order to be acquired and held at the outputs |
| $t_{H}$ | Minimum Hold Time - The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in order to be acquired and held at the output |
| $t_{\text {PW }}(\mathrm{D})$ | Minimum Latch Disable Pulse Width - The minimum time that the latch signal must remain high in order to acquire and hold an input signal change |

## Pin Descriptions

| PIN NUMBER | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{S}^{+}}$ | Positive supply voltage |  |
| 2 | $\mathrm{IN}_{+}$ | Positive input | Circuit 1 |
| 3 | IN- | Negative input | (Reference Circuit 1) |
| 4 | $\mathrm{V}_{S^{-}}$ | Negative supply voltage |  |
| 5 | LATCH | Latch input |  <br> Circuit 2 |
| 6 | GND | Digital ground |  |
| 7 | OUT | Output | Circuit 3 |
| 8 | $\mathrm{V}_{\text {SD }}$ | Digital Supply |  |

## Applications Information

## Power Supplies and Circuit Layout

The EL5181 comparator operates with single and dual supply with 5 V to 12 V between $\mathrm{V}_{\mathrm{S}^{+}}$and $\mathrm{V}_{\mathrm{S}^{-}}$. The output side of the comparator is supplied by a single supply from 2.7 V to 5 V . The rail to rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits. As with many high speed devices, the supplies must be well bypassed. Elantec recommends a $4.7 \mu \mathrm{~F}$ tantalum in parallel with a $0.1 \mu \mathrm{~F}$ ceramic. These should be placed as close as possible to the supply pins. Keep all leads short to reduce stray capacitance and lead inductance. This will also minimize unwanted parasitic feedback around the comparator. The device should be soldered directly to the PC board instead of using a socket. Use a PC board with a good, unbroken low inductance ground plane. Good ground plane construction techniques enhance stability of the comparators.

## Input Voltage Considerations

The EL5181 input range is specified from 0.1 V below $\mathrm{V}_{\mathrm{S}^{-}}$to 2.25 V below $\mathrm{V}_{\mathrm{S}^{+}}$. The criterion for the input limit is that the output still responds correctly to a small differential input signal. The differential input stage is a pair of PNP transistors, therefore, the input bias current flows out of the device. When either input signal falls below the negative input voltage limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on, resulting in a significant increase of input bias current. If one of the inputs goes above the positive input voltage limit, the output will still maintain the correct logic level as long as the other input stays within the input range. However, the propagation delay will increase. When both inputs are outside the input voltage range, the output becomes unpredictable. Large differential voltages greater than the supply voltage should be avoided to prevent damages to the input stage.

## Input Slew Rate

Most high speed comparators oscillate when the voltage of one of the inputs is close to or equal to the voltage on the other input due to noise or undesirable feedback. For clean output waveform, the input must meet certain minimum slew rate requirements. In some applications, it may be helpful to apply some positive feedback (hysteresis) between the output and the positive input. The hysteresis effectively causes one comparator's input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. For the EL5181, the propagation delay increases when the input slew rate increases for low overdrive voltages. With high overdrive voltages, the propagation delay does not change much with the input slew rate.

## Latch Pin Dynamics

The EL5181 contains a "transparent" latch for each channel. The latch pin is designed to be driven with either a TTL or CMOS output. When the latch is connected to a logic high level or left floating, the comparator is transparent and immediately responds to the changes at the input terminals. When the latch is switched to a logic low level, the comparator output remains latched to its value just before the latch's high-
to-low transition. To guarantee data retention, the input signal must remain the same state at least 1 ns (hold time) after the latch goes low and at least 2 ns (setup time) before the latch goes low. When the latch goes high, the new data will appear at the output in approximately 6 ns (latch propagation delay).

## Hysteresis

Hysteresis can be added externally. The following two methods can be used to add hysteresis.
Inverting comparator with hysteresis:

$R_{3}$ adds a portion of the output to the threshold set by $R_{1}$ and $R_{2}$. The calculation of the resistor values are as follows:
Select the threshold voltage $V_{T H}$ and calculate $R_{1}$ and $R_{2}$. The current through $R_{1} / R_{2}$ bias string must be many times greater than the input bias current of the comparator:

$$
\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{REF}} \times \frac{\mathrm{R}_{1}}{\mathrm{R}_{1}+\mathrm{R}_{2}}
$$

Let the hysteresis be $\mathrm{V}_{\mathrm{H}}$, and calculate $\mathrm{R}_{3}$ :

$$
R_{3}=\frac{V_{O}}{V_{H}} \times\left(R_{1} \| R_{2}\right)
$$

where:
$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SD}}-0.8 \mathrm{~V}$ (swing of the output)
Recalculate $R_{2}$ to maintain the same value of $V_{T H}$ :

$$
R_{2} 1=\left(\left(\mathrm{V}_{\mathrm{REF}}\right)-\left(\mathrm{V}_{\mathrm{TH}}\right) \div\left(\frac{\mathrm{V}_{\mathrm{TH}}}{\mathrm{R}_{1}}\right)+\frac{\mathrm{V}_{\mathrm{TH}}-0.5 \mathrm{~V}_{\mathrm{SD}}}{\mathrm{R}_{3}}\right)
$$

Non inverting comparator with hysteresis:

$R_{3}$ adds a portion of the output to the positive input. Note that the current through $\mathrm{R}_{3}$ should be much greater than the input bias current in order to minimize errors. The calculation of the resistor values as follows:
Pick the value of $R_{1} . R_{1}$ should be small (less than $1 k \Omega$ ) in order to minimize the propagation delay time.
Choose the hysteresis $\mathrm{V}_{\mathrm{H}}$ and calculate $\mathrm{R}_{3}$ :

$$
R_{3}=\left(V_{S D}-0.8\right) \times \frac{R_{1}}{V_{H}}
$$

Check the current through $\mathrm{R}_{3}$ and make sure that it is much greater than the input bias current as follows:

$$
\mathrm{I}=\frac{0.5 \mathrm{~V}_{\mathrm{SD}}-\mathrm{V}_{\mathrm{REF}}}{\mathrm{R}_{3}}
$$

The above two methods will generate hysteresis of up to a few hundred millivolts. Beyond that, the impedance of $R_{3}$ is low enough to affect the bias string and adjustment of $R_{1}$ may be required.

## Power Dissipation

When switching at high speeds, the comparator's drive capability is limited by the rise in junction temperature caused by the internal power dissipation. For reliable operation, the junction temperature must be kept below $\mathrm{T}_{\mathrm{JMAX}}\left(125^{\circ} \mathrm{C}\right)$.
An approximate equation for the device power dissipation is as follows. Assume the power dissipation in the load is very small:

$$
P_{\text {DISS }}=\left(V_{S} \times I_{S}+V_{S D} \times I_{S D}\right)
$$

where:
$\mathrm{V}_{\mathrm{S}}$ is the analog supply voltage from $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$
IS is the analog quiescent supply current per comparator
$\mathrm{V}_{S D}$ is the digital supply voltage from $\mathrm{V}_{\mathrm{SD}}$ to ground
ISD is the digital supply current per comparator
$I_{S D}$ strongly depends on the input switching frequency. Please refer to the performance curve to choose the input driving frequency. Having obtained the power dissipation, the maximum junction temperature can be determined as follows:

$$
T_{\text {JMAX }}=T_{M A X}+\Theta_{J A} \times P_{\text {DISS }}
$$

where:
$\mathrm{T}_{\text {MAX }}$ is the maximum ambient temperature
$\theta_{\mathrm{JA}}$ is the thermal resistance of the package

## Threshold Detector

The inverting input is connected to a reference voltage and the non-inverting input is connected to the input. As the input passes the $\mathrm{V}_{\text {REF }}$ threshold, the comparator's output changes state. The non-inverting and inverting inputs may be reversed.


## Crystal Oscillator

A simple crystal oscillator using one comparator of an EL5181 is shown below. The resistors $R_{1}$ and $R_{2}$ set the bias point at the comparator's non-inverting input. Resistors $R_{3}, R_{4}$, and $C_{1}$ set the inverting input node at an appropriate DC average voltage based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. Although the EL5181 will give the correct logic output when an input is outside the common mode range, additional delays may occur when it is so operated. Therefore, the DC bias voltages at the inputs are set about 500 mV below the center of the common mode range and the $200 \Omega$ resistor attenuates the feedback to the non-inverting input. The circuit will operate with most AT-cut crystal from 1 MHz to 8 MHz over a 2 V to 7 V supply range. The output duty cycle for this circuit is roughly $50 \%$ at $5 \mathrm{~V} \mathrm{~V}_{\mathrm{Cc}}$, but it is affected by the tolerances of the resistors. The duty cycle can be adjusted by changing $\mathrm{V}_{\mathrm{CC}}$ value.


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

